This course focuses on Verilog HDL for FPGA-based logic synthesis, mathematical modeling, SPICE circuit simulation, parasitic modeling, process variation effects, RTL implementation, ASIC design flow, SoC design, and hardware–software co-design.
Semester Offered
Course Component